PATENT ABSTRACTS OF JAPAN

(11)Publication number:

06-349940

(43) Date of publication of application: 22.12.1994

(51)Int.Cl.

H01L 21/76

H01L 27/12

(21)Application number : 05-142280

(71)Applicant: HITACHI LTD

(22)Date of filing:

14.06.1993


(72)Inventor: WATANABE KUNIHIKO

HASHIMOTO TAKASHI

(54) MANUFACTURE OF SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

(57) Abstract:

PURPOSE: To relax the base of a U-shaped groove provided onto the surface of an SOI substrate in distortion so as to restrain crystal defects from occurring in a semiconductor integrated circuit device wherein the surface of the SOI substrate is isolated by insulation with a U-shaped groove for the formation of an element. CONSTITUTION: When A silicon layer 3 and an epitaxial layer 7 formed on the surface of an SOI substrate are etched for the formation of an element isolating U-shaped groove 17 which reaches a lower silicon oxide film 2, the silicon oxide film 2 on the base of the U-shaped groove 17 is isotropically etched to provide an undercut U to an interface between the silicon oxide film 2 and the silicon layer 3. The undercut U serves to



absorb and relax distortions generated at the base of the U-shaped groove 17 when a silicon oxide film is formed on the side face of the U-shaped groove 17 by thermally treating the SOI substrate.

LEGAL STATUS

[Date of request for examination]